

		Cover Sh	eet and Revision Status	
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	20240019	Nov. 22-2024	New issue	Hank Lin



1.	General Description	1
2.	Features	1
3.	Pin Configurations	2
	86L TSOP(II)-400mil	2
	90 ball TFBGA-8x13x1.2mm	3
4.	Pin Descriptions	4
5.	Block Diagram	5
6.	Operation Mode	6
7.	Commands	7
	7.1 Bank Activate (RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A11 = Row Address)	7
	7.2 BankPrecharge command (RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9 and A11 = Don't	care)
		7
	7.3 PrechargeAll command (RAS# = "L", CAS# = "H", WE# = "L", BAs = Don't care, A10 = "H", A0-A9 and A11 = Do	on't
	care)	8
	7.4 Read command (RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A7 = Column Address)	8
	7.5 Read and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "H", BA = Bank, A10 = "H", A0-A7 = Colu	ımn
	Address)	10
	7.6 Write command (RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A7 = Column Address)	11
	7.7 Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BA = Bank, A10 = "H", A0-A7 = Column	ın
	Address)	13
	7.8 Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data)	13
	7.9 Mode Register Bitmap	14
	7.10 Burst Definition, Addressing Sequence of Sequential and Interleave Mode	15
	7.10.1 No-Operation command (RAS# = "H", CAS# = "H", WE# = "H")	15
	7.10.2 Burst Stop command (RAS# = "H", CAS# = "H", WE# = "L")	15
	7.11 Device Deselect command (CS# = "H")	16
	7.12 AutoRefresh command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", BA0,1 = "Don't care, A0-A11 = Don't care	are) 16
	7.13 SelfRefresh Entry command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A9 = Don't care)	17
	7.14 SelfRefresh Exit command CKE = "H", CS# = "H" or CKE = "H", RAS# = "H", CAS# = "H", WE# = "H")	17
	7.15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")	17
	7.16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")	17
	7.17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")	17
8	3.0 Timing Waveforms	22
	8.1 AC Parameters for Write Timing_(Burst Length=4)	
	 -	



4Mx32bit Synchronous DRAM (SDRAM)

	8.2 A	C Parameters for Read Timing_(Burst Length=2, CAS# Latency=2)	23				
	8.3 A	uto Refresh_(Burst Length=4, CAS# Latency=2)	24				
	8.4 P	ower on Sequence and Auto Refresh	25				
	8.5 Self Refresh Entry & Exit Cycle						
	8.6 C	lock Suspension During Burst Read (Using CKE)_(Burst Length=4, CAS# Latency=2)	27				
	8.7 C	lock Suspension During Burst Read (Using CKE)_(Burst Length=4, CAS# Latency=3)	28				
	8.8 C	lock Suspension During Burst Write (Using CKE)_(Burst Length=4)	29				
	8.9 P	ower Down Mode and Clock Suspension_(Burst Length=4, CAS# Latency=3)	30				
	8.10	Random Column Read (Page within same Bank)_(Burst Length=4, CAS# Latency=3)	31				
	8.11	Random Column Write (Page within same Bank)_(Burst Length=4)	32				
	8.12	Random Row Read (Interleaving Banks)_(Burst Length=8, CAS# Latency=3)	33				
	8.13	Random Row Write (Interleaving Banks)_(Burst Length=8)	34				
	8.14	Read and Write Cycle (Burst Length=4, CAS# Latency=3)	35				
	8.15	Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)	36				
	8.16	Interleaved Column Write Cycle (Burst Length=4)	37				
	8.17	Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)	38				
	8.18	Auto Precharge after Write Burst (Burst Length=4)	39				
	8.19	Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)	40				
	8.20	Full Page Write Cycle (Burst Length=Full Page)	41				
	8.21	Byte Read and Write Operation (Burst Length=4, CAS# Latency=3)	42				
	8.22	Random Row Read (Interleaving Banks)_(Burst Length=4, CAS# Latency=3)	43				
	8.23	Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=3)	44				
	8.24	Full Page Random Column Write (Burst Length=Full Page)	45				
	8.25	Precharge Termination of a Burst_(Burst Length=4, 8 or Full Page, CAS# Latency=3)	46				
9.	Orde	r Information	46				
10.	Po	ackage Outline Dimensions:	47				
	86L T	SOP2-400mil	47				
	90 Ba	all TFRGA-8x13x1 2mm	48				

1. General Description

The CS53SD128 SDRAM is a high-speed CMOS synchronous DRAM containing 128 Mbits. It is internally configured as a quad 1M x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 1M x 32 bit banks is organized as 4096 rows by 256 columns by 32 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The CS53SD128 provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth.

2. Features

- Fast access time from clock: 5/5.4/5.4 ns
- Fast clock rate: 166/143 MHz
- Fully synchronous operation
- Internal pipelined architecture
- Four internal banks (1M x 32-bit x 4bank)
- Programmable Mode
 - CAS Latency: 2 or 3
 - Burst Length: 1, 2, 4, 8, or full page
 - Burst Type: Sequential & Interleaved
 - Burst-Read-Single-Write
- Burst stop function

- Individual byte controlled by DQM0-3
- Auto Refresh and Self Refresh
- 4096 refresh cycles/64ms
- Single 3.3V ±0.3V power supply
- Industrial Temperature: T_A = -40~85°C
- Interface: LVTTL
- 86-pin TSOP II -400mil package
 - Pb free and Halogen free
- 90-ball 8 x 13 x 1.2mm FBGA package
 - Pb and Halogen Free


Table 1. KEY TIMING PARAMETERS

	CS53SD128	-6	-7	unit
tCK3	Clock Cycle time(min.)	6	7	
tAC3	Access time from CLK(max.)	5.4	5.4	20
tRAS	Row Active time(min.)	42	42	ns
tRC	Row Cycle time(min.)	60	63	


1 Rev. 1.0

3. Pin Configurations

86L TSOP(II)-400mil



90 ball TFBGA-8x13x1.2mm





CS53SD128

4. Pin Descriptions

Table 2 Pin details


Symbol	Type	Description
CLIK	la acut	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the
CLK	Input	positive edge of CLK. CLK also increments the internal burst counter and controls the
		Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE
		goes low synchronously with clock (set-up and hold time same as other inputs), the
		internal clock is suspended from the next clock cycle and the state of output and burst
CKE	Input	address is frozen as long as the CKE remains low. When all banks are in the idle
		state, deactivating the clock controls the entry to the Power Down and Self Refresh
		modes. CKE is synchronous except after the device enters Power Down and Self
		Refresh modes, where CKE becomes asynchronous until exiting the same mode.
		Bank Activate: BA0 and BA1 defines to which bank the BankActivate, Read, Write, or
BA0,BA1	Input	BankPrecharge command is being applied. The bank address BA0 and BA1 is used
		latched in mode register set.
	Input	Address Inputs: A0-A11 are sampled during the Bank Activate command (row
		address A0-A11) and Read/Write command (column address A0-A7 with A10
A0-A11		defining Auto Precharge) to select one location out of the 2M available in the
70-711		respective bank. During a Precharge command, A10 is sampled to determine if all
		banks are to be precharged (A10 = HIGH). The address inputs also provide the op-
		code during a Mode Register Set command.
		Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the
CS#	Input	command decoder. All commands are masked when CS# is sampled HIGH. CS#
		provides for external bank selection on systems with multiple banks. It is considered
		part of the command code.
		Row Address Strobe: The RAS# signal defines the operation commands in
		conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK.
		When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the
RAS#	Input	Bank Activate command or the Precharge command is selected by the WE# signal.
		When the WE# is asserted "HIGH," the Bank Activate command is selected and the
		bank designated by BA is turned on to the active state. When the WE# is asserted
		"LOW," the Precharge command is selected and the bank designated by BA is switched



CS53SD128

	Column Address Strobe: The CAS# signal defines the operation commands in
	conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK.
Input	When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started
	by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting
	Write Enable: The WE# signal defines the operation commands in conjunction with
Input	the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input
	is used to select the BankActivate or Precharge command and Read or Write command.
	Data Input/Output Mask: Data Input Mask: DQM0-DQM3 are byte specific. Input data is
Input	masked when DQM is sampled HIGH during a write cycle. DQM3 masks DQ31-DQ24,
	DQM2 masks DQ23-DQ16, DQM1 masks DQ15-DQ8, and DQM0
Input/	Data I/O: The DQ0-31 input and output data are synchronized with the positive edges of
Output	CLK. The I/Os are byte-maskable during Reads and Writes.
-	No Connect: These pins should be left unconnected.
Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
Supply	Power Supply: +3.3V ±0.3V
Supply	Ground
	Input Input/ Output Supply Supply Supply

5. Block Diagram



CS53SD128

6. Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.

Table 3. Truth Table (Note 1, 2)

Command	State	CKEn-	CKEn	DQM	BA0,1	A10	A0-9,11	CS#	RAS#	CAS#	WE#
BankActivate	Idle(3)	Н	Х	Χ	V	Row	address	L	L	Н	Н
BankPrecharge	Any	Н	Χ	Χ	V	L	Х	L	L	Η	L
PrechargeAll	Any	Н	Χ	Χ	Х	Н	Х	L	L	Н	L
Write	Active(3)	Н	Χ	V	V	L		L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	н	X	V	V	Η	Column address (A0 ~ A7)	L	Н	L	L
Read	Active(3)	Н	Х	V	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active(3)	Н	Х	٧	٧	Н	address (A0 ~ A7)	L	Н	L	Н
Mode Register Set	ldle	Н	Х	Х		OP co	ode	L	L	L	L
No-Operation	Any	Н	Х	Χ	Х	Χ	X	L	Н	Η	Н
Burst Stop	Active(4)	Н	Х	Χ	Х	Χ	X	L	Н	Н	L
Device Deselect	Any	Н	Χ	Χ	Х	Χ	Х	Н	Χ	Χ	Х
AutoRefresh	Idle	Н	Н	Χ	Х	Χ	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Χ	Х	Χ	Х	L	L	L	Н
SelfRefresh Exit	ldle	L	Н	X	Х	Х	Х	Н	Х	Χ	Χ
OCIITCH CSH LXIC	(SelfRefresh)	_	'''	Λ	^	^	Λ	L	Н	Н	Н
Clock Suspend Mode Entry	Active	Н	L	Х	Х	Х	Х	Н	Х	Χ	Χ
Oldok Gasperia Mode Eritiy	7101170	''		^	^	^	^	L	V	V	V
Power Down Mode Entry	Any(5)	Н	L	Х	Х	Х	X	Н	Χ	Χ	Χ
1 OWEI DOWN WOOL ENTRY	Ally(°)	''		^	^	^	Λ	L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Χ	Х	Χ	Х	Χ	Χ	Χ	Χ
Power Down Mode Exit	Any	L	Н	Х	X	Х	Х	Н	Χ	Χ	Χ
. OHO. DOWN WIOGO EXIL	(Powe rDown)		- ''			^`		L	Н	Н	Н
Data Write/Output Enable	Active	Н	Х	L	Х	Χ	Х	Χ	Х	Χ	Χ
Data Mask/Output Disable	Active	Н	Χ	Н	Х	Χ	Х	Χ	Χ	Χ	Χ

Note:

- 1. V=Valid, X=Don't Care L=Low level H=High level
- 2. CKEn signal is input level when commands are provided. CKEn-1 signal is input level one clock cycle before the commands are provided.
- 3. These are states of bank designated by BA signal.

CS53SD128

- 4. Device state is 1, 2, 4, 8, and full page burst operation. Power Down Mode can not enter in the burst operation.
- 5. When this command is asserted in the burst cycle, device state is clock suspend mode.

7. Commands

7.1 Bank Activate (RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A11 = Row Address)

The BankActivate command activates the idle bank designated by the BA0, 1 signals. By latching the row address on A0 to A11 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of tRCD (min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by tRC (min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks. tRRD (min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.




Fig 1 BankActivate Command Cycle (Burst Length = n)

7.2 BankPrecharge command (RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9 and A11 = Don't care)

The BankPrecharge command precharges the bank disignated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after tras(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by tras(max.). Therefore, the precharge function must be performed in any active bank within tras(max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

CS53SD128

7.3 PrechargeAll command (RAS# = "L", CAS# = "H", WE# = "L", BAs = Don't care, A10 = "H", A0-A9 and A11 = Don't care)

The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

7.4 Read command (RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A7 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RCD} (min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




Fig 2 Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).




Fig 3 Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress dataout on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.




Fig 4 Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)




Fig 5 Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

9 Rev. 1.0




Fig 6 Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 3)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS latency.




Fig 7 Read to Precharge (CAS# Latency = 2, 3)

7.5 Read and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "H", BA = Bank, A10 = "H", A0-A7 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of {tRP(min.) + burst length}. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

7.6 Write command (RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A7 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay {tRP (min.) + burst length). At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.




Fig 8 Burst Write Operation (Burst Length = 4)

A write burst without the AutoPrecharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).





Figure 9. Write Interrupted by a Write (Burst Length = 4)

The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.



Input data must be removed from the DQ at least one clock cycle before the Read data appears on the outputs to avoid data contention




Figure 10. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals tWR/tCK rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).




Figure 11. Write to Precharge

Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.

CS53SD128

7.7 Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BA = Bank, A10 = "H", A0-A7 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of {(burst length -1) + tWR + tRP(min.)}. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.





Figure 12. Burst Write with Auto-Precharge (Burst Length = 2)

7.8 Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins A0~A9 and A11 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.

7.9 Mode Register Bitmap



Note: RFU (Reserved for future use) should stay "0" during MRS cycle.




Fig 13 Mode Register Set Cycle

CS53SD128

7.10 Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 4. Burst Definition

Burst Length	Start Address			Sequential	Interleave
Buist Length	A2	A1	A0	Sequential	iliterieave
2	Х	Х	0	0, 1	0, 1
2	Х	Х	1	1, 0	1, 0
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	.0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	loor	ntion = 0	<u> </u>	n, n+1, n+2, n+3,511, 0,	Not Support
Full page	location = 0-511		-511	1, 2, n-1, n,	Not Support

7.10.1 No-Operation command (RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

7.10.2 Burst Stop command (RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS latency (refer to the following figure). The termination of a write burst is shown in the following figure.




Fig 14 Termination of a Burst Read Operation (Burst Length>4, CAS# Latency = 2, 3)




Fig 15 Termination of a Burst Write Operation (Burst Length = X)

7.11 Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No operation command.

7.12 AutoRefresh command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", BA0,1 = "Don 't care, A0-A11 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by tRc(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, tRP(min), must be met before successive auto refresh operations are performed.



CS53SD128

7.13 SelfRefresh Entry command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A9 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

7.14 SelfRefresh Exit command CKE = "H", CS# = "H" or CKE = "H", RAS# = "H", CAS# = "H", WE# = "H")

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for txsr(min.) because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

7.15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

7.16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. tpde(min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

7.17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data.

During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.

17

CS53SD128

Table 5. Absolute Maximum Rating.

Symbol	Item	Values	Unit	Note
VIN, VOUT	Input, Output Voltage	-1.0 ~ 4.6	V	
VDD, VDDQ	Power Supply Voltage	-1.0 ~ 4.6	V	
TA	Ambient Temperature	-40 ~ 85	°C	
TSTG	Storage Temperature	-55 ~ 125	°C	
TSOLDER	Soldering Temperature (10 second)	260	°C	
PD	Power Dissipation	1.1	W	
IOS	Short Circuit Output Current	50	mA	

Table 6. Recommended D.C. Operating Conditions (TA = -40~85°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
VDD	Power Supply Voltage	3.0	3.3	3.6	V	2
VDDQ	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	V	2
VIH	LVTTL Input High Voltage	2.0	-	VDDQ+0.3	V	2
VIL	LVTTL Input Low Voltage	-0.3	-	8.0	V	2
IIL	Input Leakage Current (0V≤VIN≤VDD, All other pins not under test = 0V)	-10	-	10	uA	
IOZ	Output Leakage Current Output disable, (Output Disable, 0V≦VIN≦VDDQ)	-10	-	10	uA	
VOH	LVTTL Output "H" Level Voltage(IOUT = -2mA)	2.4	-	-	V	
VOL	LVTTL Output "L" Level Voltage(IOUT = 2mA)	-	-	0.4	V	

Table 7. Capacitance (VDD = 3.3V, f = 1MHz, TA = 25°C)

Syr	nbol	Parameter	Min.	Max.	Unit
	CI	Input Capacitance	3.5	5.5	pF
C	I/O	Input/Output Capacitance	5.5	7.5	pF

Note: These parameters are periodically sampled and are not 100% tested.

Table 8. D.C. Characteristics (VDD = $3.3V\pm0.3V$, C-grade: TA = -40^{85} C)

Description (Test on dition	0	-6	-7	11!4	Nists
Description/Test condition	Symbol	Ma	ax.	Unit	Note
Operating Current tRC≥tRC(min), Outputs Op≥en One bank active	IDD1	160	140		3
Precharge Standby Current in non-power down mode tCK=15ns, CS#≥VIH(min), CKE≥VIH Input signals are changed every 2clks	IDD2N	50	50		
Precharge Standby Current in non-power down mode tCK= [∞] , CLK ≤VIL(max), CKE≥VIH	IDD2NS	30	30		
Precharge Standby Current in power down mode tCK=15ns, CKE ≤VIL(max)	IDD2P	8	8		
Precharge Standby Current in power down mode tCK= [∞] , CKE ≤VIL(max)	IDD2PS	8	8		
Active Standby Current in non-power down mode tCK=15ns, CKE≥VIH(min), CS#≥VIH(min) Input signals are changed every 2clks	IDD3N	60	60	mA	
Active Standby Current in non-power down mode CKE≥VIH(min), CLK ≤VIL(max), tCK=∞	IDD3NS	50	50		
Operating Current (Burst mode) tCK =tCK(min), Outputs Open, Multi-bank interleave	IDD4	200	170		3, 4
Refresh Current tRC≥tRC(min)	IDD5	260	230		3
Self Refresh Current CKE≤0.2V ; for other inputs VIH≥VDD - 0.2, VIL≤0.2V	IDD6	8	8		



CS53SD128

Table 9. Electrical Characteristics and Recommended A.C. Operating Conditions (VDD = $3.3V\pm0.3V$, TA = $-40^{\circ}85^{\circ}$ C) (Note: 5, 6, 7, 8)

Symbol	A.C. Parameter		-6		-7		l lmi4	Note
Symbol			Min	Max.	Min	Max.	Unit	Note
tRC	Row cycle time (same bank)		60	-	63	-	-	
tRCD	RAS# to CAS# delay (same bank)		18	-	21	-		
tRP	Precharge to refresh/row activate command (same		18		21	ı		
tRRD	Row activate to row activate delay (different banks)		12	-	14	ı		
tRAS	Row activate to precharge time (same bank)		42	100k	42	100k		
tWR	Write recovery time		2	ı	2	ı		
tCCD	CAS# to CAS# Delay time		1	1	1	ı		
tCK	Clock cycle time	CL* = 2	10	ı	10	ı	ns	9
		CL* = 3	6	•	7	ı		9
tCH	Clock high time		2.5	ı	2.5	ı		10
tCL	Clock low time		2.5	ı	2.5	ı		10
tAC	Access time from CLK (positive edge)	CL* = 2	-	6	-	6		10
		CL* = 3	-	5.4	-	5.4		10
tOH	Data output hold time		2.5	ı	2.5	ı		9
tLZ	Data output low impedance		1	1	1	ı		
tHZ	Data output high impedance	CL* = 3	-	5.4	-	5.4		8
tIS	Data/Address/Control Input set-up time		1.5	-	1.5	-		10
tIH	Data/Address/Control Input hold time		1.0	-	1.0	-		10
tPDE	Power Down Exit set-up time		tIS+ tCK	1	tIS+ tCK	ı		
tREFI	Refresh Interval Time		-	15.6		15.6	us	
tXSR	Exit Self Refresh to any Command		tIS+tRC	-	tIS+ tRC	-	ns	

^{*} CL is CAS Latency.

Note: 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.


- 2. All voltages are referenced to VSS. VIH (Max) = 4.6V for pulse width ≤ 3ns. VIL (Min) = -1.0V for pulse width ≤3ns.
- **3.** These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK.
- **4.** These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 11.
- 6. A.C. Test Conditions




CS53SD128

Table 10. LVTTL Interface

Reference Level of Output Signals	1.4V / 1.4V				
Output Load	Reference to the Under Output Load (B)				
Input Signal Levels	2.4V / 0.4V				
Transition Time (Rise and Fall) of Input Signals	1ns				
Reference Level of Input Signals	1.4V				





LVTTL D.C. Test Load (A)

LVTTL A.C. Test Load (B)


- 1. Transition times are measured between VIH and VIL. Transition (rise and fall) of input signals are in a fixed slope (1 ns).
- 2. tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
- 3. If clock rising time is longer than 1 ns, (tR / 2 -0.5) ns should be added to the parameter.
- 4. Assumed input rise and fall time tT(tR & tF) = 1 ns If tR or tF is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 1] ns should be added to the parameter
- 5. Power up Sequence

Power up must be performed in the following sequence.


- 1.) Power must be applied to VDD and VDDQ (simultaneously) when CKE= "L", DQM= "H" and all input signals are held "NOP" state.
- 2.) Start clock and maintain stable condition for minimum 200s, then bring CKE="H" and, it is recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
- 3.) All banks must be precharged.
- 4.) Mode Register Set command must be asserted to initialize the Mode register.
- 5.) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
 - * The Auto Refresh command can be issue before or after Mode Register Set command

8.0 Timing Waveforms

8.1 AC Parameters for Write Timing_(Burst Length=4)




8.2 AC Parameters for Read Timing_(Burst Length=2, CAS# Latency=2)




23 Rev. 1.0

8.3 Auto Refresh_(Burst Length=4, CAS# Latency=2)




8.4 Power on Sequence and Auto Refresh



Rev. 1.0

25

8.5 Self Refresh Entry & Exit Cycle



Note:


To Enter SelfRefresh Mode

- 1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in SelfRefresh mode as long as CKE stays "low".
- 4. Once the device enters SelfRefresh mode, minimum tRAS is required before exit from SelfRefresh.

To Exit SelfRefresh Mode


- 5. System clock restart and be stable before returning CKE high.
- 6. Enable CKE and CKE should be set high for valid setup time and hold time.
- 7. CS# starts from high.
- 8. Minimum tXSR is required after CKE going high to complete SelfRefresh exit.
- 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.

8.6 Clock Suspension During Burst Read (Using CKE)_(Burst Length=4, CAS# Latency=2)




27 Rev. 1.0


8.7 Clock Suspension During Burst Read (Using CKE)_(Burst Length=4, CAS# Latency=3)




8.8 Clock Suspension During Burst Write (Using CKE)_(Burst Length=4)



8.9 Power Down Mode and Clock Suspension_(Burst Length=4, CAS# Latency=3)




8.10 Random Column Read (Page within same Bank)_(Burst Length=4, CAS# Latency=3)




31 Rev. 1.0


8.11 Random Column Write (Page within same Bank)_(Burst Length=4)




8.12 Random Row Read (Interleaving Banks)_(Burst Length=8, CAS# Latency=3)




8.13 Random Row Write (Interleaving Banks)_(Burst Length=8)




8.14 Read and Write Cycle (Burst Length=4, CAS# Latency=3)




8.15 Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)




8.16 Interleaved Column Write Cycle (Burst Length=4)




8.17 Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)



8.18 Auto Precharge after Write Burst (Burst Length=4)




8.19 Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)




40 **Rev. 1.0**


8.20 Full Page Write Cycle (Burst Length=Full Page)




8.21 Byte Read and Write Operation (Burst Length=4, CAS# Latency=3)




8.22 Random Row Read (Interleaving Banks)_(Burst Length=4, CAS# Latency=3)




8.23 Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=3)




8.24 Full Page Random Column Write (Burst Length=Full Page)



8.25 Precharge Termination of a Burst_(Burst Length=4, 8 or Full Page, CAS# Latency=3)




9. Order Information



10. Package Outline Dimensions:

86L TSOP2-400mil



Symbol	Dimension in inch			Dimension in mm		
	Min	Normal	Max	Min	Normal	Max
Α	_	_	0.047	_	_	1.20
A1	0.002	0.004	0.008	0.05	0.10	0.2
A2	0.035	0.039	0.043	0.9	1	1.1
В	0.007	0.009	0.011	0.17	0.22	0.27
С	_	0.005	_	_	0.127	_
D	0.87	0.875	0.88	22.09	22.22	22.35
E	0.395	0.400	0.405	10.03	10.16	10.29
е	_	0.0197	_	_	0.50	_
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1	_	0.0315	_	_	0.80	_
S	_	0.024	_	_	0.61	_
у	_	_	0.004	_	_	0.10
θ	0°	_	8°	0°	_	8°


Notes:

- 1. Dimension D&E do not include interlead flash.
- 2. Dimension B does not include dambar protrusion/intrusion.
- 3. Dimension S includes end flash.
- 4. Controlling dimension: mm

47 Rev. 1.0



90 Ball TFBGA-8x13x1.2mm



Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
Α			0.047	-		1.20
A1	0.012	0.014	0.016	0.30	0.35	0.40
A2	0.027	0.029	0.031	0.69	0.74	0.79
С	0.007	0.008	0.010	0.17	0.21	0.25
D	0.311	0.315	0.319	7.90	8.00	8.10
Е	0.508	0.512	0.516	12.90	13.00	13.10
D1	-	0.252	-	1	6.40	-
E1		0.441	-	-	11.2	
е		0.031	-	-	0.80	
b	0.016	0.018	0.020	0.40	0.45	0.50
F		0.126		1	3.2	

48 **Rev. 1.0**