

CS16FS1024(3/5/W)

## **Revision History**

Rev. No.	<u>History</u>	Issue Date
1.0	Initial issue	Apr.15,2014
2.0	Add 32TSOPII-400mil pin configuration and outline	May 26, 2014
3.0	Delete 128kx8 products	May 22, 2015
4.0	Add part no. CS16FS10245GC(I)-12 in order information	Jan. 13, 2017
5.0	Revise "Chiplus reserves the right to change product or	Nov. 8, 2021
	specification without notice" to "Chiplus reserves the right to	
	change product or specification after approving by customer."	

1 Rev. 5.0



CS16FS1024(3/5/W)

#### **GENERAL DESCRIPTION**

The CS16FS1024(3/5/W) is a 1,048,576-bit high-speed Static Random Access Memory organized as 64K words by 16 bits. The CS16FS1024(3/5/W) uses 16 common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS1024(3/5/W) allows that lower and upper byte access by data byte control( $\overline{UB}$ ,  $\overline{LB}$ ). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS16FS1024(3/5/W) is packaged in a 400mil 44-pin TSOP2 and 48FBGA.

#### **FEATURES**

- Fast Access Time 8,10,12,15ns(Max)
- CMOS Low Power Dissipation

Standby (TTL): 10mA (Max.)

(CMOS): 6mA (Max.)

Operating: 35mA (8ns, Max..)

: 30mA(10ns ,Max.)

- Single 3.3±0.3V or 5.0±0.5V Power Supply
- Wide range (1.65V~3.6V) of Power Supply
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)

 $\overline{LB}$ : I/O<sub>0</sub>~I/O<sub>7</sub>,  $\overline{UB}$ : I/O<sub>8</sub>~I/O<sub>15</sub>

- Standard 48FBGA and 44TSOP2 Package Pin Configuration for 64K x 16
- Operating in Commercial and Industrial Temperature range



CS16FS1024(3/5/W)

### **Order Information**

Danaitu	0	Part Number	V 00	Spe	eed	Deelsege	Toman
Density	Org.	Part Number	Vcc (V)	t <sub>AA</sub> (ns)	t <sub>OE</sub> (ns)	Package	Temp.
		CS16FS10243GC(I)-08	3.3	8	4	44 TSOP2	
			3.3	8	4	44 TSOP2	
		CS16FS1024WGC(I)-08*	2.5	10	5	44 TSOP2	
			1.8	12	6	44 TSOP2	
		CS16FS10243HC(I)-08	3.3	8	4	48 FBGA	
			3.3	8	4	48 FBGA	
		CS16FS1024WHC(I)-08*	2.5	10	5	48 FBGA	
			1.8	12	6	48 FBGA	
1Mb	641/446	CS16FS10245GC(I)-10*	5	10	5	44 TSOP2	C: Commercial
TIVID	04KX10	CS 16FS 10245GC(1)-10	5	12	5	44 TSOP2	l : Industrial
		CS16FS10243GC(I)-10	3.3	10	5	44 TSOP2	
			3.3	10	5	44 TSOP2	
		CS16FS1024WGC(I)-10*	2.5	10	5	44 TSOP2	
			1.8	15	7	44 TSOP2	
		CS16FS10243HC(I)-10	3.3	10	5	48 FBGA	
			3.3	10	5	48 FBGA	
		CS16FS1024WHC(I)-10*	2.5	10	5	48 FBGA	
			1.8	15	7	48 FBGA	

<sup>\*</sup>means max. speed

3 Rev. 5.0



CS16FS1024(3/5/W)


#### PIN CONFIGURATIONS

48ball mini-BGA

	1	2	3	4	5	6
Α	LB	OE	A0	A1	A2	NC
В	108	UB	A3	A4	CS	100
C	109	IO10	A5	A6	101	102
D	Vss	1011	NC	A7	103	Vcc
Е	Vcc	1012	NC	NC	104	Vss
F	1014	IO13	A14	A15	105	106
G	IO15	NC	A12	A13	WE	107
Н	NC	A8	A9	A10	A11	NC


CS16FS1024(3/5/W) - (64k x 16)

#### 44TSOP2-400mil



CS16FS1024(3/5/W)-(64k x 16)

#### **FUNCTIONAL BLOCK DIAGRAM**



4 Rev. 5.0



CS16FS1024(3/5/W)

### Absolute Maximum Ratings\*

Para	ameter	Symbol	Rating	Unit
Voltage on Any Din	3.3V Product			
Voltage on Any Pin Relative to Vss	5.0V Product	Vin, VOUT	-0.5 to Vcc+0.5V	V
Relative to VSS	Wide Vcc** Product			
Voltage on V <sub>CC</sub>	3.3V Product		-0.5 to 4.6	
Supply Relative to	5.0V Product	V <sub>in</sub> , V <sub>OUT</sub>	-0.5 to 7.0	V
Vss	Wide Vcc** Product		-0.5 to 4.6	
Power Dissipation		PD	1.0	W
Storage Temperature		T <sub>STG</sub>	-65 to 150	°C
Operating Temperatur	e Commercial	TA	0 to 70	°C
Industrial		TA	-40 to 85	°C

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Recommended DC Operating Conditions\*(T<sub>A</sub>=0 to 70°C)

Parameter	Operating Vcc(V)	Symbol	Min.	Тур.	Max.	Unit
	5.0	Vcc	4.5	5.0	5.5	
Supply Voltage	3.3	Vcc	3.0	3.3	3.6	
Supply Voltage	Wide 2.4~3.6		2.4	2.5/3.3	3.6	] <b>'</b>
	Wide 1.65~2.2	Vcc	1.65	1.8	2.2	
Ground		Vss	0	0	0	\ \
	5.0	ViH	2.2	-	V <sub>CC</sub> +0.5	
Input High Voltage	n Voltage 3.3		2.0	-	V <sub>CC</sub> +0.5	V
	Wide 2.4~3.6	VIH	2.0	-	Vcc+0.3	

5 Rev. 5.0

<sup>\*\*</sup>Wide VCC Range is 1.65V~3.6V



### CS16FS1024(3/5/W)

	Wide 1.65~2.2	ViH	1.4	-	Vcc+0.2	
	5.0	VIL	-0.3	-	0.8	
Input Low Voltage	3.3	VIL	-0.3	-	0.8	
Input Low Voltage	Wide 2.4~3.6	V <sub>IL</sub>	-0.3	-	0.7	\ \
	Wide 1.65~2.2	VIL	-0.2	-	0.4	

<sup>\*</sup>The above parameters are also guaranteed for industrial temperature range.

### DC and Operating Characteristics\*(T<sub>A</sub>=0 to 70°ℂ)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-2	2	uA	
Output Leakage Current**	lLO	$\overline{CS}$ =V <sub>IH</sub> or $\overline{OE}$ =V <sub>IH</sub> or $\overline{WE}$ =V <sub>IL</sub> V <sub>OUT</sub> =V <sub>SS</sub> to V <sub>CC</sub>		-2	2	uA
		Min.Cycle,100% Duty	8ns		35	
Operating	Icc	$\frac{1}{CS}$ = V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA	10ns	<u>-</u>	30	mA
Current**	100	CB - VIE, VIN-VIH OI VIE,1001- OIIIA	12ns	_	28	'''
			15ns		25	
Standby	IsB	Min. Cycle, $\overline{CS}$ =V <sub>IH</sub>		-	10	
Current	I <sub>SB1</sub>	f=0MHz, $\overline{CS} \ge V_{CC}$ -0.2V V <sub>IN</sub> $\ge V_{CC}$ -0.2V or V <sub>in</sub> $\le 0.2$ V		_	6	mA
		Vcc =4.5V, IoL=8mA, 5.0V Product		-	0.4	
Output Low Voltage	Vol	V <sub>CC</sub> =3.0V, I <sub>OL</sub> =8mA, 3.3V Product & Wi	de	-	0.4	
Level		V <sub>CC</sub> =2.4V, I <sub>OL</sub> =1mA, Wide V <sub>CC</sub> ** Produc	-	0.4	1	
		Vcc=1.65V, IoL=0.1mA, Wide Vcc** Pro-	duct	-	0.2	
Output High		V <sub>CC</sub> =4.5V, I <sub>OH</sub> = -4mA, 5.0V Product			-	
Voltage	Vон	V <sub>CC</sub> =3.0V, I <sub>OH</sub> = -4mA, 3.3V Product & Wide V <sub>CC</sub> ** Product			-	V
		V <sub>CC</sub> =2.4V, I <sub>OH</sub> = -1mA, Wide V <sub>CC</sub> ** Produ	uct	1.8	-	

6 **Rev. 5.0** 



### CS16FS1024(3/5/W)

	V <sub>CC</sub> =1.65V, I <sub>OH</sub> = -0.1mA, Wide V <sub>CC</sub> ** Product	1.4	-		
--	---	-----	---	--	--

<sup>\*</sup>The above parameters are also guarantee for industrial temperature range.

### Capacitance\*(T<sub>A</sub>= 25°C, f= 1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF
Input Capacitance	Cin	V <sub>IN</sub> =0V	-	6	pF

<sup>\*</sup>Capacitance is sampled and not 100% tested.

#### Test Conditions\*

Parameter	Value	
	0 to 3.0V (V <sub>CC</sub> =3.3V or 5.0V)	
Input/ Output Capacitance	0 to 2.5V (Vcc=2.5V)	
	0 to 1.8V (V <sub>CC</sub> =1.8V)	
Input Rise and Fall Time	1V/1ns	
Input and Output Timing Deference Levels	1.5V (Vcc=3.3V or 5.0V)	
Input and Output Timing Reference Levels	1/2V <sub>CC</sub> (V <sub>CC</sub> = 1.8V or 2.5V)	
Output Load	See Fig. 1	

<sup>\*</sup>The above parameters are also guaranteed for industrial temperature range.

7 Rev. 5.0

<sup>\*\*</sup>Wide  $V_{CC}$  Range is 1.65V ~ 3.6V



#### CS16FS1024(3/5/W)




Fig 1

## Overshoot Timing

## **Undershoot Timing**




Fig 2

#### Functional Description (x8 Mode)

$\overline{CS}$	<u>WE</u>	$\overline{OE}$	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	I <sub>SB</sub> ,I <sub>SB1</sub>
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read Dout		Icc
Ĺ	Ĺ	X	Write	D <sub>IN</sub>	Icc

<sup>\*</sup>X means don't care

8 Rev. 5.0



### CS16FS1024(3/5/W)

### Functional Description (x16 Mode)

$\overline{CS}$	WE	$\overline{OE}$	<i>LB</i> **	<u>UB</u> **	Mode	I/O Pin		Supply		
CS	"L	OL			23	OB	mous	I/O <sub>0</sub> ~I/O <sub>7</sub>	I/O <sub>8</sub> ~I/O <sub>15</sub>	Current
Н	Х	X*	Χ	Х	Not Select	High-Z	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>		
L	Н	Н	X	X	Output	High-Z	High-Z	Icc		
L	Х	Х	Н	Н	Disable	i ligit-Z	nigii-Z	ICC		
			L	Н		<b>D</b> оит	High-Z			
L	Н	L	Н	L	Read	High-Z	D <sub>оит</sub>	Icc		
			L	L		D <sub>OUT</sub>	D <sub>OUT</sub>			
			L	Н		Din	High-Z			
L	L	Х	Н	L	Write	High-Z	Din	Icc		
			L	L		Din	Din			

<sup>\*</sup>X means don't care

### Data Retention Characteristics\*(T<sub>A</sub>=0 to 70°C)

Parameter	Product	Operating Vcc(V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit
	5.0V Product	5.0			2.0	-	5.5	V
Vcc for	3.3V Product	3.3	V <sub>DR</sub>	<u>CS</u> ≥Vcc - 0.2V	2.0	-	3.6	
Data Retention	Wide 2.4V~3.6V	2.5/3.3	<b>V</b> DR		2.0	-	3.6	
	Wide 1.65V~2.2V	1.8			1.5	-	3.6	
Data	5.0V Product	5.0	I <sub>DR</sub>	Vcc=2.0V	-	-	5	
Retention Current	3.3V Product	3.3		$CS \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	-	-	5	mA
	Wide	2.5/3.3		VINAU.ZV	-	-	6	


9 **Rev. 5.0** 



### CS16FS1024(3/5/W)

	2.4V~3.6V							
	Wide 1.65V~2.2V	1.8		V <sub>CC</sub> =1.5V, $\overline{CS}$ ≥V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤0.2V	-	-	6	
Data R	Data Retention Set-Up Time		tsdR	See Data	0	-	-	nS
F	Recovery Time	•	t <sub>RDR</sub>	Retention Wave form (below)	5	1	-	mS

#### Data Retention Wave form



### Read Cycle\*

Parameter	Symbol	8ns		10	ns)	12ns		15ns		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Offic
Read Cycle Time	t <sub>RC</sub>	8	ı	10	ı	12	Ī	15	-	ns
Address Access Time	taa	-	8	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	8	-	10	-	12	-	15	ns
Output Enable to Valid	t		4		5		6		7	no
Output	toe	-	4	-	J	-	U	-	/	ns

10 **Rev. 5.0** 



### CS16FS1024(3/5/W)

$\overline{UB}$ , $\overline{LB}$ Access Time**	t <sub>BA</sub>	-	4	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	t <sub>LZ</sub>	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	0	-	ns
$\overline{\textit{UB}}$ , $\overline{\textit{LB}}$ Enable to Low-Z Output**	t <sub>BLZ</sub>	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tнz	0	4	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tонz	0	4	0	5	0	6	0	7	ns
$\overline{\textit{UB}}$ , $\overline{\textit{LB}}$ Disable to High-Z Output**	t <sub>BHZ</sub>	0	4	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns
Chip Selection Power Up Time	t <sub>PU</sub>	0	-	0	-	0	-	0	-	ns
Chip Selection Power Down Time	t <sub>PD</sub>	ı	8	ı	10	ı	12	ı	15	ns

<sup>\*</sup>The above parameters are also guaranteed for industrial temperature range.

### Write Cycle\*

Parameter	Symbol	8ns		10ns		12ns		15ns		Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Offic	
Write Cycle Time	twc	8	-	10	-	12	-	15	-	ns	
Chip Select to End of	tou	6	-	7	-	9	-	12	-	ne	
Write	tcw	O		,						ns	
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	0	-	0	-	ns	
Address Valid to End	tana	6		7		9		12		nc	
of Write	taw	U	-	,	-	ฮ	-	12	-	ns	

11 Rev. 5.0




### CS16FS1024(3/5/W)

Write Pulse	tura	6		7		9		12		no
Width( $\overline{OE}$ High)	twp	O	-	′	-	9	ı	12	ı	ns
Write Pulse	<b>t</b> wp1	8	_	10	_	12	_	15		ns
Width( $\overline{OE}$ Low)	LVVPI	0	_	10		12	<u>-</u>	13	_	113
$\overline{\it UB}$ , $\overline{\it LB}$ Valid to End	t <sub>BW</sub>	6	_	7	_	9	_	12	_	ns
of Write**	LBVV	U U	_	'	_	9	_	12	_	113
Write Recovery Time	twR	0	-	0	-	0	ı	0	ı	ns
Write to Output	4	0	4	0	5	0	6	0	7	20
High-Z	twnz	U	4	U	3	U	U	U	,	ns
Data to Write Time	t <sub>DW</sub>	4		5		7		8		no
Overlap	LDW	4	•	5	•	,		0	1	ns
Data Hold from Write	<b>+</b>	0		0		0		0		no
Time	t <sub>DH</sub>	U	1	U	-	U	-	U	•	ns
End of Write to	tow	3		3		3		3		no
Output Low-Z	tow	3	-	3	-	3	ı	3	-	ns

<sup>\*</sup>The above parameters are also guaranteed for industrial temperature range.

### **Timing Diagram**

Timing Waveform of Read Cycle (1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ ,  $\overline{UB}$ ,  $\overline{LB} = V_{IL}^{**}$ )




<sup>\*\*</sup> Those parameters are applied for x16 mode only.

12 **Rev. 5.0** 



CS16FS1024(3/5/W)

### Timing Waveform of Read Cycle (2) ( $\overline{WE}$ =VIH)



#### NOTES (Read Cycle)

- 1. WE is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub> levels.
- 4. At any given temperature and voltage condition, t<sub>HZ</sub> (Max.) is less than t<sub>LZ</sub> (Min.) both for a given device and from
- Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS}$  =V<sub>IL</sub>.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


13 Rev. 5.0

<sup>\*\*</sup> Those parameters are applied for x16 mode only.




CS16FS1024(3/5/W)

### Timing Waveform of Write Cycle (1) ( $\overline{OE}$ Clock)



<sup>\*\*</sup> Those parameters are applied for x16 mode only.

### Timing Waveform of Write Cycle (2) ( $\overline{OE}$ =Low fixed)




<sup>\*\*</sup> Those parameters are applied for x16 mode only.

14 Rev. 5.0




CS16FS1024(3/5/W)

### Timing Waveform of Write Cycle (3) ( $\overline{CS}$ =Controlled)



\*\* Those parameters are applied for x16 mode only.

### Timing Waveform of Write Cycle (4) ( $\overline{UB}$ , $\overline{LB}$ Controlled)



15 **Rev. 5.0** 



CS16FS1024(3/5/W)

#### NOTES (Write Cycle)

write to the end of write.

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS, WE, LB and UB. A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of
- 3.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5.  $\overline{WE}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after WE going low, the outputs remain high impedance state.
- 9. D<sub>OUT</sub> is the read data of the new address.
- 10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

16 **Rev. 5.0** 


<sup>\*\*</sup> Those parameters are applied for x16 mode only



CS16FS1024(3/5/W)

### Package outline dimensions

#### 44L-TSOP2-400mil



Note: Plating thickness spec :  $0.3 \text{ mil} \sim 0.8 \text{ mil}$ .


SY	MBOL	А	Al	A2	b	bl	с	cl	D	Е	E1	e	L	L1	у	Θ
	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70		0°
mm	Nom.	1.10	0.10	1.00	1 = 2	-	× - ×	-	18.41	10.16	11.76	0.80	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	-	0°
inch	Nom.	0.0433	0.004	0.039	_ = _	2	, # <u>'</u>	23	0.725	0.400	0.463	0.0315	0.0197	0.0315		_
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	80

17 **Rev. 5.0** 





CS16FS1024(3/5/W)

48ball mini-BGA-6x8mm (ball pitch: 0.75mm)



	BALL I	PITCH	e = 0.75						
D E N D1 E1									
8.0	6.0	48	5.25	3.75					





NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

18 **Rev. 5.0**