



# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255

## Cover Sheet and Revision Status

版別 (Rev.)	DCC No.	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	20160071	Aug. 10, 2016	New issue	Hank Lin
2.0	20170013	Jun. 22, 2017	Revise 32L STSOP(I)-8x13.4mm package outline	Hank Lin
3.0	20200019	Dec. 29, 2020	Revise ICC (operating current) 45ns- 20mA, 55ns- 20mA, 70ns- 15mA	Hank Lin



# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255

---

GENERAL DESCRIPTION .....	1
FEATURES .....	1
Product Family .....	1
PIN CONFIGURATIONS.....	2
FUNCTIONAL BLOCK DIAGRAM .....	2
PIN DESCRIPTIONS .....	3
TRUTH TABLE.....	3
ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup> .....	4
OPERATING RANGE .....	4
CAPACITANCE <sup>(1)</sup> (T <sub>A</sub> = 25°C, f =1.0 MHz).....	4
DC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C, V <sub>CC</sub> = 5.0V).....	5
DATA RETENTION CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C, V <sub>CC</sub> =5.0V).....	6
AC TEST CONDITIONS .....	7
KEY TO SWITCHING WAVEFORMS .....	7
AC TEST LOADS AND WAVEFORMS .....	7
AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C ; V <sub>CC</sub> =5.0V).....	8
SWITCHING WAVEFORMS (READ CYCLE).....	8
AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C ; V <sub>CC</sub> =5.0V).....	10
SWITCHING WAVEFORMS (WRITE CYCLE) .....	11
ORDER INFORMATION .....	12
PACKAGE OUTLINE .....	13



# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255

## GENERAL DESCRIPTION

The CS18LV11255 is a high performance; high speed and super low power CMOS Static Random Access Memory organized as 131,072 words by 8bits and operates from a wide range of 4.5 to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide high speed, super low power features and maximum access time of 45/55/70ns in 5.0V operation. Easy memory expansion is provided by an active LOW chip enable inputs (/CE1, CE2) and active LOW output enable (/OE).

The CS18LV11255 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV11255 is available in JEDEC standard 32-pin sTSOP 1- 8x13.4 mm, TSOP 1- 8x20mm, TSOP 2- 400mil , SOP- 450 mil, PDIP- 600 mil.

## FEATURES

- Low operation voltage : 4.5 ~ 5.5V
- Ultra-low power consumption :
  - operating current: 20mA (Max.) @ $t_{AA}=45ns$
  - standby current : 2uA (Typ.)
- High speed access time: 45/55/70ns
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible, fully static operation
- Data retention supply voltage as low as 1.5V.
- Easy expansion with /CE1, CE2 and /OE options.

## Product Family

Part No.	Operating Temp	Standby (Max) (V <sub>CC</sub> = 5.5V)	V <sub>CC</sub> . Range (V)	Speed (ns)	Package Type
CS18LV11255	0~70°C	10uA	4.5~5.5	45/ 55/ 70	32L SOP
					32L STSOP 1
					32L TSOP 1
	-40~85°C				32L TSOP 2
	32L PDIP				
	Dice				





# High Speed Super Low Power SRAM


128K Word By 8 Bit

CS18LV11255

## PIN CONFIGURATIONS



## FUNCTIONAL BLOCK DIAGRAM





# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255

## PIN DESCRIPTIONS

Name	Type	Function
A0 – A16	Input	Address inputs for selecting one of the 131,072 x 8 bit words in the RAM
/CE1, CE2	Input	/CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and in a standby power down mode. The DQ pins will be in high impedance state when the device is deselected.
/WE	Input	The Write enable input is active LOW. It controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the DQ pins, when /WE is LOW, the data present on the DQ pins will be written into the selected memory location.
/OE	Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when /OE is inactive.
DQ0~DQ7	I/O	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power	Power Supply
Gnd	Power	Ground
NC		No connection

## TRUTH TABLE

MODE	/CE1	CE2	/WE	/OE	DQ0~7	Vcc Current
Standby	H	X	X	X	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
	X	L	X	X		
Output Disable	L	H	H	H	High Z	I <sub>CC</sub>
Read	L	H	H	L	D <sub>OUT</sub>	I <sub>CC</sub>
Write	L	H	L	X	D <sub>IN</sub>	I <sub>CC</sub>



# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255

## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Symbol	Parameter	Rating	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +125	°C
T <sub>STG</sub>	Storage Temperature	-60 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## OPERATING RANGE

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0~70°C	4.5~5.5V
Industrial	-40~85°C	4.5~5.5V

## CAPACITANCE <sup>(1)</sup> (T<sub>A</sub> = 25°C, f =1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =0V	6	pF
C <sub>DQ</sub>	Input/Output Capacitance	V <sub>I/O</sub> =0V	8	pF

1. This parameter is guaranteed and not tested.



# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255

## DC ELECTRICAL CHARACTERISTICS ( $T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$ , $V_{CC} = 5.0\text{V}$ )

Name	Parameter	Test Condition	MIN	TYP <sup>(1)</sup>	MAX	Unit
$V_{IL}$	Guaranteed Input Low Voltage <sup>(3)</sup>	$V_{CC}=5.0\text{V}$	-0.3		0.8	V
$V_{IH}$	Guaranteed Input High Voltage <sup>(2)</sup>	$V_{CC}=5.0\text{V}$	2.2		$V_{CC}+0.5$	V
$I_{IL}$	Input Leakage Current	$V_{CC}=\text{MAX}$ , $V_{IN}=0$ to $V_{CC}$	-1		1	$\mu\text{A}$
$I_{OL}$	Output Leakage Current	$V_{CC}=\text{MAX}$ , $/\text{CE}1=V_{IH}$ , or $\text{CE}2=V_{IL}$ , or $/\text{OE}=V_{IH}$ , or $/\text{WE}=V_{IL}$ $V_{IO}=0\text{V}$ to $V_{CC}$	-1		1	$\mu\text{A}$
$V_{OL}$	Output Low Voltage	$V_{CC}=\text{MAX}$ , $I_{OL}=2.1\text{mA}$			0.4	V
$V_{OH}$	Output High Voltage	$V_{CC}=\text{MIN}$ , $I_{OH} = -1.0\text{mA}$	2.4			V
$I_{CC}$	Operating Power Supply Current	$/\text{CE}1=V_{IL}$ , $I_{DQ}=0\text{mA}$ , $F=F_{\text{MAX}} = 1/ t_{RC}$	45ns		20	mA
			55ns		20	
			70ns		15	
$I_{CCSB}$	TTL Standby Supply	$/\text{CE}1=V_{IH}$ , $I_{DQ}=0\text{mA}$ ,			0.3	mA
$I_{CCSB1}$	CMOS Standby Current	$/\text{CE}1 \geq V_{CC}-0.2\text{V}$ , $\text{CE}2 \leq 0.2\text{V}$ , $V_{IN} \geq V_{CC}-0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$ ,		2	10	$\mu\text{A}$

1. Typical characteristics are at  $T_A = 25^\circ\text{C}$ .
2. Overshoot:  $V_{CC}+2.0\text{V}$  in case of pulse width  $\leq 20\text{ns}$ .
3. Undershoot:  $-2.0\text{V}$  in case of pulse width  $\leq 20\text{ns}$ .
4. Overshoot and undershoot are sampled, not 100% tested.



# High Speed Super Low Power SRAM

128K Word By 8 Bit


CS18LV11255

## DATA RETENTION CHARACTERISTICS ( $T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$ , $V_{CC} = 5.0\text{V}$ )


Name	Parameter	Test Condition	MIN	TYP <sup>(1)</sup>	MAX	Unit
$V_{DR}$	$V_{CC}$ for Data Retention	$/\text{CE}1 \geq V_{CC} - 0.2\text{V}$ , $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	1.5			V
$I_{CCDR}$	Data Retention Current	$V_{CC} = 2.0\text{V}$ , $/\text{CE}1 \geq V_{CC} - 0.2\text{V}$ , $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$		2	6	$\mu\text{A}$
$T_{CDR}$	Chip Deselect to Data Retention Time	Refer to Retention Waveform	0			ns
$t_R$	Operation Recovery Time		$t_{RC}^{(2)}$			ns

1.  $T_A = 25^\circ\text{C}$ , 2.  $t_{RC}$  = .Read Cycle Time

### LOW $V_{CC}$ DATA RETENTION WAVEFORM (1) ( $/\text{CE}1$ Controlled)



### LOW $V_{CC}$ DATA RETENTION WAVEFORM (2) ( $\text{CE}2$ Controlled)





### AC TEST CONDITIONS

Input Pulse Levels	V <sub>cc</sub> /0V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Level	0.5V <sub>cc</sub>
Output Load	See FIGURE 1A and 1B

### KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

### AC TEST LOADS AND WAVEFORMS




FIGURE 1A






FIGURE 1B





# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255


## AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$ ; $V_{CC} = 5.0\text{V}$ )

### < READ CYCLE >


JEDEC Name	Symbol	Description	-45		-55		-70		Unit
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	45		55		70		ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time		45		55		70	ns
t <sub>ELQV</sub>	t <sub>ACE</sub>	Chip Select Access Time		45		55		70	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Valid		22		25		35	ns
t <sub>ELQX</sub>	t <sub>CLZ</sub> <sup>(5)</sup>	Chip Select to Output Low Z	10		10		10		ns
t <sub>GLQX</sub>	t <sub>OLZ</sub> <sup>(5)</sup>	Output Enable to Output in Low Z	5		5		5		ns
t <sub>EHQZ</sub>	t <sub>CHZ</sub> <sup>(5)</sup>	Chip Deselect to Output in High Z		18	0	20	0	25	ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub> <sup>(5)</sup>	Output Disable to Output in High Z		18	0	20	0	25	ns
t <sub>AXOX</sub>	t <sub>OH</sub>	Address Change to Out Disable	10		10		10		ns

## SWITCHING WAVEFORMS (READ CYCLE)


### READ CYCLE 1 [1, 2, 4]



### READ CYCLE 2 [1, 3, 4]



### READ CYCLE 3 [1, 4]



**NOTES:**

1.  $\overline{WE}$  is high in read Cycle.
2. Device is continuously selected when  $\overline{CE1} = V_{IL}$  and  $CE2 = V_{IH}$ .
3. Address valid prior to or coincident with  $\overline{CE1}$  transition low and/or  $CE2$  transition high.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 500mV$  from steady state with  $C_L = 5pF$  as shown in Figure 1B. The parameter is guaranteed but not 100% tested.



# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255


## AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$ ; $V_{CC}=5.0\text{V}$ )

### < WRITE CYCLE >


JEDEC Parameter Name	Parameter Name	Description	-45		-55		-70		Unit
			MIN	MAX	MIN	MAX	MIN	MAX	
tAVAX	tWC	Write Cycle Time	45	-	55	-	70	-	ns
tE1LWH	tCW	Chip Select to End of Write	35	-	45	-	60	-	ns
tAVWL	tAS	Address Setup Time	0	-	0	-	0	-	ns
tAVWH	tAW	Address Valid to End of Write	35	-	45	-	60	-	ns
tWLWH	tWP	Write Pulse Width	35	-	40	-	55	-	ns
tWHAX	tWR	Write Recovery Time (/CE, /WE)	0	-	0	-	0	-	ns
tBW	tBW	Data Byte Control to End of Write (/LB, /UB)	35	-	45	-	60	-	ns
tWLQZ	tWHZ <sup>(10)</sup>	Write to Output in High Z	-	18	-	20	-	25	ns
tDVWH	tDW	Data to Write Time Overlap	25	-	25	-	30	-	ns
tWHDX	tDH	Data Hold from Write Time	0	-	0	-	0	-	ns
tWHOX	tOW <sup>(10)</sup>	End of Write to Output Active	5	-	5	-	5	-	ns

### SWITCHING WAVEFORMS (WRITE CYCLE)

#### WRITE CYCLE1 (Write Enable Controlled)



#### WRITE CYCLE2 (Chip Enable Controlled)



**NOTES:**

1.  $t_{AS}$  is measured from the address valid to the beginning of write.
2. The internal write time of the memory is defined by the overlap of  $\overline{CE1}$  and  $CE2$  active and  $\overline{WE}$  low. All signals must be active to



# High Speed Super Low Power SRAM

128K Word By 8 Bit


CS18LV11255

initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.

3. TWR is measured from the earlier of /CE1 or /WE going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the /CE1 low transition or CE2 high transition occurs simultaneously with the /WE low transitions or after the /WE transition, output remain in a high impedance state.
6. /OE is continuously low (/OE =  $V_{IL}$ ).
7. DOUT is the same phase of write data of this write cycle.
8. DOUT is the read data of next address.
9. If /CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. TCW is measured from the later of /CE1 going low or CE2 going high to the end of write.

## ORDER INFORMATION


CS18LV11255X X X X XX



Note: Package material code "R" meets ROHS

### PACKAGE OUTLINE


#### 32L SOP-450mil



Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SYMBOL		A	A1	A2	b	b1	c	cl	D	E	E1	e	L	L1	y	⊙
UNIT																
mm	Min.	2.645	0.102	2.540	0.35	0.35	0.15	0.15	20.320	11.176	13.792	1.118	0.584	1.194	-	0°
	Nom.	2.821	0.229	2.680	-	-	-	-	20.447	11.303	14.097	1.270	0.834	1.397	-	-
	Max.	2.997	0.356	2.820	0.50	0.46	0.32	0.28	20.574	11.430	14.402	1.422	1.084	1.600	0.1	10°
inch	Min.	0.104	0.004	0.1000	0.014	0.014	0.006	0.006	0.800	0.440	0.543	0.044	0.023	0.047	-	0°
	Nom.	0.111	0.009	0.1055	-	-	-	-	0.805	0.445	0.555	0.050	0.033	0.055	-	-
	Max.	0.118	0.014	0.1110	0.020	0.018	0.012	0.011	0.810	0.450	0.567	0.056	0.043	0.063	0.004	10°

### 32L STSOP(I)-8x13.4mm



Note: Dimensions D1 and E do not include mold protrusions.  
 D1 and E are maximum plastic body size dimensions including mold mismatch.

SYMBOL		A	A1	A2	b	b1	c	c1	E	e	D	D1	L	L1	LE	s	e
UNIT																	
mm	Min.		0.05	0.90	0.17	0.17	0.10	0.10	7.90	0.50 TYP.	13.20	11.70	0.30	0.25 BSC	0.675	0.278 TYP.	0
	Nom.			1.00	0.22	0.20	-	-	8.00		13.40	11.80	0.50		3		
	Max.	1.20		1.05	0.27	0.23	0.21	0.16	8.10		13.60	11.90	0.70		5		
inch	Min.		0.002	0.035	0.007	0.007	0.004	0.004	0.311	0.020 TYP.	0.520	0.461	0.012	0.010 BSC	0.027	0.0109 TYP.	0
	Nom.			0.039	0.009	0.008	-	-	0.315		0.528	0.465	0.020		3		
	Max.	0.047		0.041	0.011	0.009	0.008	0.006	0.319		0.535	0.469	0.028		5		






# High Speed Super Low Power SRAM

128K Word By 8 Bit

CS18LV11255


## 32L TSOP(I)-8x20mm



Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SYMBOL		A	A1	A2	b	b1	c	c1	D	E	e	HD	L	L1	y	⊙
UNIT																
mm	Min.	1.00	0.05	0.95	0.17	0.17	0.10	0.10	18.30	7.90	0.40	19.80	0.40	0.70	-	0°
	Nom.	1.10	0.10	1.00	0.22	0.20	-	-	18.40	8.00	0.50	20.00	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.27	0.23	0.21	0.16	18.50	8.10	0.60	20.20	0.70	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.007	0.007	0.004	0.004	0.720	0.311	0.016	0.779	0.0157	0.0275	-	0°
	Nom.	0.0433	0.004	0.039	0.009	0.008	-	-	0.724	0.315	0.020	0.787	0.0197	0.0315	-	-
	Max.	0.0473	0.006	0.041	0.011	0.009	0.008	0.006	0.728	0.319	0.024	0.795	0.0277	0.0355	0.004	8°


### 32L TSOP2-400mil



Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SYMBOL		A	A1	A2	b	b1	c	c1	D	E	E1	e	L	L1	L2	R	R1	ZD	Y			
UNIT																						
mm	Min.	-	0.05	0.95	0.30	0.30	0.12	0.10	20.82	11.56	10.03	1.27 bsc	0.40	0.25 bsc	0.8 ref	0.12	0.12	0.95 ref	-			
	Nom.	-	0.10	1.00	-	0.40	-	0.127	20.95	11.76	10.16		0.50			-	-		-	-	-	-
	Max.	1.20	0.15	1.05	0.52	0.45	0.21	0.16	21.08	11.96	10.29		0.60			0.25	-		-	-	0.10	
inch	Min.	-	0.002	0.037	0.012	0.012	0.005	0.004	0.820	0.455	0.394	0.050 bsc	0.016	0.010 bsc	0.031 ref	0.005	0.005	0.037 ref	-			
	Nom.	-	0.004	0.039	-	0.016	-	0.005	0.825	0.463	0.400		0.020			-	-		-	-	-	
	Max.	0.047	0.006	0.042	0.020	0.018	0.008	0.006	0.830	0.471	0.405		0.024			0.010	-		-	0.004		

### 32L PDIP-600mil



Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SYMBOL		A1	A2	B	B1	c	D	E	E1	e	eB	L	S	Q1
UNIT														
mm	Min.	0.254	3.785	0.330	1.143	0.152	41.783	14.986	13.716	2.540 (TYP)	16.002	3.048	1.651	1.651
	Nom.	-	3.912	0.457	1.270	0.254	41.910	15.240	13.818		16.510	3.302	1.905	1.778
	Max.	-	4.039	0.584	1.397	0.356	42.037	15.494	13.920		17.018	3.556	2.159	1.905
inch	Min.	0.010	0.149	0.013	0.045	0.006	1.645	0.590	0.540	0.100 (TYP)	0.630	0.120	0.065	0.065
	Nom.	-	0.154	0.018	0.050	0.010	1.650	0.600	0.544		0.650	0.130	0.075	0.070
	Max.	-	0.159	0.023	0.055	0.014	1.655	0.610	0.548		0.670	0.140	0.085	0.075