



High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

Cover Sheet and Revision Status				
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	-	Jul. 12, 2016	New issue	Hank Lin
2.0	20200019	Dec. 29, 2020	Revise ICC (operating current) 45ns- 20mA, 55ns- 20mA, 70ns- 15mA	Hank Lin



High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

GENERAL DESCRIPTION	1
FEATURES.....	1
Product Family.....	1
PIN CONFIGURATIONS.....	2
FUNCTIONAL BLOCK DIAGRAM.....	2
PIN DESCRIPTIONS.....	3
TRUTH TABLE.....	4
ABSOLUTE MAXIMUM RATINGS ⁽¹⁾	4
OPERATING RANGE	4
CAPACITANCE ⁽¹⁾ (T _A = 25oC, f =1.0 MHz).....	5
DC ELECTRICAL CHARACTERISTICS (T _A = 0°C ~70°C, V _{CC} = 3.0V).....	5
DATA RETENTION CHARACTERISTICS (T _A = 0°C ~70°C).....	6
AC TEST CONDITIONS	7
KEY TO SWITCHING WAVEFORMS	7
AC TEST LOADS AND WAVEFORMS	7
AC ELECTRICAL CHARACTERISTICS (T _A = 0°C ~70°C ; V _{CC} =3.0V).....	8
SWITCHING WAVEFORMS (READ CYCLE).....	8
AC ELECTRICAL CHARACTERISTICS (T _A = 0°C ~70°C ; V _{CC} =3.0V).....	10
SWITCHING WAVEFORMS (WRITE CYCLE)	11
WRITE CYCLE3 (/UB, /LB CONTROLLED)	12
ORDER INFORMATION.....	12
PACKAGE OUTLINE	13



High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

GENERAL DESCRIPTION

The CS16LV11243 is a high performance; high speed and super low power CMOS Static Random Access Memory organized as 65,536 words by 16bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed, super low power features and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable input (/CE) and active LOW output enable (/OE).

The CS16LV11243 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS16LV11243 is available in JEDEC standard 44-pin TSOP 2-400mil, 48-ball TFBGA 6*8mm.

FEATURES

- Wide operation voltage : 2.7 ~ 3.6V
- Ultra-low power consumption :
 - operating current: 20mA (Max.) @ $t_{AA}=45ns$
 - standby current : 2uA (Typ.)
- High speed access time: 45/55/70ns.
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible.
- Data retention supply voltage as low as 1.5V.

Product Family


Product Family	Operating Temp	V _{cc} . Range	Speed (ns)	Standby (Max)	Package Type
CS16LV11243	0~70°C	2.7~3.6	45/55/70	10 uA (V _{cc} = 3.6V)	44L TSOP 2-400mil 48ball TFBGA 6*8mm Dice
	-40~85°C				




High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243



FUNCTIONAL BLOCK DIAGRAM





High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

PIN DESCRIPTIONS

Name	Type	Function
A0 – A15	Input	Address inputs for selecting one of the 65,536 x 16 bit words in the RAM
/CE	Input	/CE is active LOW. Chip enable must be active when data read from or write to the device. If chip enable is not active, the device is deselected and in a standby power mode. The DQ pins will be in high impedance state when the device is deselected.
/WE	Input	The Write enable input is active LOW. It controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the DQ pins, when /WE is LOW, the data present on the DQ pins will be written into the selected memory location.
/OE	Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when /OE is inactive.
/LB and /UB	Input	Lower byte and upper byte data input/output control pins.
DQ0~DQ15	I/O	These 16 bi-directional ports are used to read data from or write data into the RAM.
V _{CC}	Power	Power Supply
Gnd	Power	Ground



High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

TRUTH TABLE

MODE	/CE	/WE	/OE	/LB	/UB	DQ0~7	DQ8~15	V _{CC} Current
Standby	X	X	X	H	H	High Z	High Z	I _{CCSB} , I _{CCSB1}
	H	X	X	X	X			
Output Disabled	L	H	H	X	X	High Z	High Z	I _{CC}
Read	L	H	L	L	L	D _{OUT}	D _{OUT}	I _{CC}
				H	L	High Z	D _{OUT}	I _{CC}
				L	H	D _{OUT}	High Z	I _{CC}
Write	L	L	X	L	L	D _{IN}	D _{IN}	I _{CC}
				H	L	X	D _{IN}	I _{CC}
				L	H	D _{IN}	X	I _{CC}

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Parameter	Rating	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{BIAS}	Temperature under Bias	-40 to +125	OC
T _{STG}	Storage Temperature	-60 to +150	OC
P _T	Power Dissipation	1.0	W

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0~70°C	2.7V ~3.6V
Industrial	-40~85°C	2.7V ~ 3.6V



High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

CAPACITANCE ⁽¹⁾ ($T_A = 25^{\circ}\text{C}$, $f = 1.0\text{ MHz}$)

Symbol	Parameter	Conditions	MAX.	Unit
C_{IN}	Input Capacitance	$V_{IN}=0V$	6	pF
C_{DQ}	Input/output Capacitance	$V_{IO}=0V$	8	pF

This parameter is guaranteed, and not 100% tested.

DC ELECTRICAL CHARACTERISTICS ($T_A = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$, $V_{CC} = 3.0V$)

Name	Parameter	Test Condition	MIN	TYP ⁽¹⁾	MAX	Unit
V_{IL}	Guaranteed Input Low Voltage ⁽³⁾	$V_{CC}=3.0V$	-0.3		0.8	V
V_{IH}	Guaranteed Input High Voltage ⁽²⁾	$V_{CC}=3.0V$	2.2		$V_{CC}+0.3$	V
I_{IL}	Input Leakage Current	$V_{CC}=\text{MAX}$, $V_{IN}=0$ to V_{CC}	-1		1	μA
I_{OL}	Output Leakage Current	$V_{CC}=\text{MAX}$, $/\text{CE}=V_{IH}$, or $/\text{OE}=V_{IH}$, or $/\text{WE}=V_{IL}$ $V_{IO}=0V$ to V_{CC}	-1		1	μA
V_{OL}	Output Low Voltage	$V_{CC}=\text{MAX}$, $I_{OL}=2.1\text{mA}$			0.4	V
V_{OH}	Output High Voltage	$V_{CC}=\text{MIN}$, $I_{OH} = -1.0\text{mA}$	2.4			V
I_{CC}	Operating Power Supply Current	$/\text{CE}=V_{IL}$, $I_{DQ}=0\text{mA}$, $F=F_{\text{MAX}}=1/t_{RC}$	45ns		20	mA
			55ns		20	
			70ns		15	
I_{CCSB}	TTL Standby Supply	$/\text{CE}=V_{IH}$, $I_{DQ}=0\text{mA}$,			0.3	mA
I_{CCSB1}	CMOS Standby Current	$/\text{CE} \geq V_{CC}-0.2V$, $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$,		2	8	μA

1. Typical characteristics are at $T_A=25^{\circ}\text{C}$
2. Overshoot : $V_{CC} +2.0V$ in case of pulse width $\leq 20\text{ns}$.
3. Undershoot : $-2.0V$ in case of pulse width $\leq 20\text{ns}$.
4. Overshoot and undershoot are sampled, not 100% tested.



High Speed Super Low Power SRAM

64K_Words By 16 bit


CS16LV11243

DATA RETENTION CHARACTERISTICS ($T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$)


Name	Parameter	Test Condition	MIN	TYP ⁽¹⁾	MAX	Unit
V _{DR}	V _{CC} for Data Retention	$\overline{\text{CE}} \geq V_{\text{CC}} - 0.2\text{V}$, $V_{\text{IN}} \geq V_{\text{CC}} - 0.2\text{V}$ or $V_{\text{IN}} \leq 0.2\text{V}$	1.5			V
I _{CCDR}	Data Retention Current	$\overline{\text{CE}} \geq V_{\text{CC}} - 0.2\text{V}$, $V_{\text{CC}} = 1.5\text{V}$ $V_{\text{IN}} \geq V_{\text{CC}} - 0.2\text{V}$ or $V_{\text{IN}} \leq 0.2\text{V}$		2	6	uA
T _{CDR}	Chip Deselect to Data Retention Time	Refer to Retention Waveform	0			ns
t _R	Operation Recovery Time		t _{RC} ⁽²⁾			ns

1. $T_A = 25^\circ\text{C}$, 2. t_{RC} = .Read Cycle Time

LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{\text{CE}}$ Controlled)



LOW V_{CC} DATA RETENTION WAVEFORM (2) ($\overline{\text{UB}}$, $\overline{\text{LB}}$ Controlled)





High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

AC TEST CONDITIONS

Input Pulse Levels	$V_{cc}/0V$
Input Rise and Fall Times	3ns
Input and Output Timing Reference Level	$0.5V_{cc}$
Output Load	See FIGURE 1A and 1B

KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

AC TEST LOADS AND WAVEFORMS




FIGURE 1A





FIGURE 1B





High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243


AC ELECTRICAL CHARACTERISTICS ($T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$; $V_{CC}=3.0\text{V}$)

READ CYCLE

Parameter Name	Description	-45		-55		-70		Unit
		MIN.	MAX	MIN.	MAX	MIN.	MAX	
t_{RC}	Read Cycle Time	45		55		70		ns
t_{AA}	Address Access Time		45		55		70	ns
t_{ACS}	Chip Select Access Time (/CE)		45		55		70	ns
t_{BA}	Data Byte Control Access Time (/LB, /UB)		45		55		70	ns
t_{OE}	Output Enable to Output Valid		22		25		35	ns
t_{CLZ}	Chip Select to Output Low Z (/CE)	10		10		10		ns
t_{BE}	Data Byte Control to Output Low Z (/LB, /UB)	5		5		5		ns
t_{OLZ}	Output Enable to Output in Low Z	5		5		5		ns
t_{CHZ}	Chip Deselect to Output in High Z (/CE)	0	18	0	20	0	25	ns
t_{BDO}	Data Byte Control to Output High Z (/LB, /UB)		18	0	20	0	25	ns
t_{OHZ}	Output Disable to Output in High Z		18	0	20	0	25	ns
t_{OH}	Out Disable to Address Change	10		10		10		ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE1






High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

READ CYCLE2



NOTES:

1. t_{HZ} and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.



High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243

AC ELECTRICAL CHARACTERISTICS ($T_A = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$; $V_{CC}=3.0\text{V}$)

WRITE CYCLE

JEDEC Parameter Name	Parameter Name	Description	-45		-55		-70		Unit
			MIN	MAX	MIN	MAX	MIN	MAX	
tAVAX	tWC	Write Cycle Time	45	-	55	-	70	-	ns
tE1LWH	tCW	Chip Select to End of Write	35	-	45	-	60	-	ns
tAVWL	tAS	Address Setup Time	0	-	0	-	0	-	ns
tAVWH	tAW	Address Valid to End of Write	35	-	45	-	60	-	ns
tWLWH	tWP	Write Pulse Width	35	-	40	-	55	-	ns
tWHAX	tWR1	Write Recovery Time (/CE, /WE)	0	-	0	-	0	-	ns
tBW	tBW	Data Byte Control to End of Write (/LB, /UB)	35	-	45	-	60	-	ns
tWLQZ	tWHZ	Write to Output in High Z	-	18	-	20	-	25	ns
tDVWH	tDW	Data to Write Time Overlap	25	-	25	-	30	-	ns
tWHDX	tDH	Data Hold from Write Time	0	-	0	-	0	-	ns
tWHOX	tOW	End of Write to Output Active	5	-	5	-	5	-	ns




High Speed Super Low Power SRAM

64K_Words By 16 bit


CS16LV11243

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (/WE CONTROLLED)



WRITE CYCLE2 (/CE CONTROLLED)






High Speed Super Low Power SRAM

64K_Words By 16 bit

CS16LV11243


WRITE CYCLE3 (/UB, /LB CONTROLLED)



NOTES:

1. A write occurs during the overlap (t_{WP}) of low \overline{CE} and low \overline{WE} . A write begins when \overline{CE} goes low and \overline{WE} goes low with asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CE} goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of the write to the end of write.
2. t_{CW} is measured from the \overline{CE} going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CE} or \overline{WE} going high.


ORDER INFORMATION



Note: Package material code "R" meets ROHS

PACKAGE OUTLINE

44L TSOP2-400mil



Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SYMBOL UNIT	A	A1	A2	b	b1	c	cl	D	E	E1	e	L	L1	y	θ	
	mm	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	-
Nom.		1.10	0.10	1.00	-	-	-	-	18.41	10.16	11.76	0.80	0.50	0.80	-	-
Max.		1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	-	0°
	Nom.	0.0433	0.004	0.039	-	-	-	-	0.725	0.400	0.463	0.0315	0.0197	0.0315	-	-
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°




High Speed Super Low Power SRAM



64K_Words By 16 bit

CS16LV11243

48 ball TFBGA-6x8mm



BALL PITCH e = 0.75				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75



NOTES

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3. SYMBOL 'N' IS THE NUMBER OF SOLDER BALLS.